V.24 Level Shifter Board - Revision history

Bryan at 02:06, 29 July 2024

2024-07-29T02:06:05Z

2024-07-08T23:53:00Z

2024-05-22

2024-07-08T23:20:48Z

2024-05-12

2024-07-08T14:39:45Z

CISCO DCE

2024-07-08T04:35:43Z

2024-07-08T04:34:19Z

CISCO DCE

2024-07-08T04:31:12Z

Features

2024-07-08T04:30:21Z

Docs

2024-07-08T04:29:37Z

Docs

2024-07-08T04:28:59Z

@@ Line 5: / Line 5: @@
 This is a page about the v.24 level converter I made to be fully drop in replacement for the [[Wireline#v.24_TTN4010|TTN4010 OEM board]].
 <div style=float:left;>
 __TOC__

@@ Line 266: / Line 266: @@
 -05-22 Back Complete.jpg|2024-05-22 Reverse
 -05-22 all complete.jpg
 -05-22 completed.jpg
 -05-22 dickbutt.jpg
 -05-22 first 4 completed.jpg
 </gallery>
@@ Line 277: / Line 275: @@
 [[File:v.24 boards ready to be dipped.jpg|thumb|400px|center|Boards ready to be dipped]]
 <div style="clear: both"></div>
 == 2024-05-12 ==

@@ Line 289: / Line 289: @@
 <gallery mode=packed widths=300px>
 v.24 2024-05-12 back.jpg
 v.24 2024-05-12 with AMP connector fixed.jpg
 </gallery>
 == 2024-05-01 ==

@@ Line 156: / Line 156: @@
 === CISCO DCE ===
 Connecting to a CISCO router DCE DB25F is easily done with a DB25M to RJ45 adapter using the following pin out.  What is nice is the DB25-rj45 adapter requires no internal splicing of logic lines like the prior boards do.
 {| class="wikitable" style="vertical-align:bottom;"
@@ Line 207: / Line 207: @@
 | style="text-align:right;" | 4
 |}
 [[File:v.24 straight to Cisco DCE DB25M.jpg|400px|Right|DB25 wireing]]

@@ Line 11: / Line 11: @@
 <div style="clear: both"></div>
-I designed this as there OEM boards are hard to find and pricey when they are available.  Other aftermarket boards such as the [[Dave NX4Y v.24 Board]] have limitations which make it unsuitable for my needs as they do not support clocking other than in a single direction.  My design supports every thing the OEM board does and adds several additional features.  It also lies nearly flat in either port of the Wireline Board.
+I designed this as the OEM v.24 daughter-card boards are hard to find and pricey when they are available.  Other aftermarket boards such as the [[Dave NX4Y v.24 Board]] have limitations which make them unsuitable for my needs such as  not supporting clocking in both directions.  My design supports every thing the OEM board does and adds several additional features.  It also lies nearly flat in either port of the Wireline Board.
 = Features =

@@ Line 177: / Line 177: @@
 | style="text-align:right;" | 20
 |-
-| style="text-align:right; color:#FFF;" | 3
+| style="text-align:right; color:#FFF;background-color:#000" | 3
-| style="color:#FFF;" | Black
+| style="color:#FFF;background-color:#000" | Black
 | Tx Clock
 | style="text-align:right;" | 15

@@ Line 25: / Line 25: @@
 ** This simplifies making the DB25 to RJ-45 dongles for interconnecting with Cisco routers as there is no need for tying signal lines together in the dongle.
 * Internally ESD (10kv) protected design - meets or exceeds the OEM v.24 daughter card or other designs based on the MC145406
 * Fits in the front or back ports of the Wireline board without contacting or putting pressure on other components on the wireline board.
-** using the AMP connector there is about 100 mils extra clearance.
+** Using the AMP connector there is about 100 mils extra clearance.
 [[File:v.24 with AMP connector on wireline showing clerence from front.jpg|thumb|300px|right|Clerence with amp connector]]
 * Permits adding v.24 interface to quantars without the need to replace/modify faceplate.  Cables can be routed out the back.

@@ Line 219: / Line 219: @@
 = Docs =
+== Diagram ==
 [[File:2024-05-22 Diagram of v.24 board.pdf|page=1|500px|link=https://wiki.w9cr.net/images/7/74/2024-05-22_Diagram_of_v.24_board.pdf|2024-05-22 Diagram of v.24 board]]

@@ Line 220: / Line 220: @@
 = Docs =
-[[File:2024-05-22 Diagram of v.24 board.pdf|page=1|500px|2024-05-22 Diagram of v.24 board]]
+[[File:2024-05-22 Diagram of v.24 board.pdf|page=1|500px|link=https://wiki.w9cr.net/images/7/74/2024-05-22_Diagram_of_v.24_board.pdf|2024-05-22 Diagram of v.24 board]]
 = Background info =

@@ Line 217: / Line 217: @@
 - Tie TX and RX clock (at RS232 level
 - Assert CD Active High (R16 can be swapped to R17 if this must be active low)
 = Background info =